

HIGH SPEED LOW POWER FULL ADDER FOR ARITHMETIC OPERATION WITH GDI TECHNIQUE

Mr. Rahul Barhate
Dept. of Electronics Engineering
Wainganga College of Engineering and Management
Nagpur, India
rahulbarhate1989@gmail.com

Abstract - This paper presents to high speed and low power CMOS full adder cells. The full adder cells are utilization to low power by using XOR and XNOR gate architectures with pass transistor logic and transmission gate. All simulation results have been carried out by using EDA Tool Tanner simulator based on 180 nm CMOS technology. In comparison with other 1 bit adder cells, simulation results show that have used low power consumption and power delay product of SUM and C_{OUT} . Gate diffusion input (GDI) a new technique allow reducing power consumption, Propagation delay, area of digital circuit while maintaining low complexity of logic design. implementing 8 bit parallel adders like RCA adder as an application.

Index Terms - gate diffusion input, pass transistor logic, transmission gates, CMOS, parallel adder, ripple carry adder, very high speed hardware description language.



1. INTRODUCTION

Energy efficiency is one of the most required features for modern electronic system design for high performance and portable application in one hand, the ever increasing market segment of portable electronic device demands the availability of low power building blocks that enable the implementation of long lasting battery operated systems. On the other hand, the general trend of increasing operating frequencies and circuit complexity, in order to cope with the throughput needed in modern high-performance processing applications, requires the design of very high-speed circuits.

Addition is a fundamental arithmetic operation that is broadly used in many VLSI systems, such as application-specific digital signal processing (DSP) architectures and microprocessors. This module is the core of many arithmetic operations such as addition, subtraction, multiplication, division and address generation. As stated above, the full-adder would affect the system's overall performance. Thus, taking this fact into consideration, the design of a full-adder having low-power consumption results of great interest for the implementation of modern digital systems.

In this paper, we design full adder systems are considered performance of circuits, number of transistor, speed of circuit, chip area, threshold loss and full swing output and the most devices such as cell phone, laptop computer, tablet etc. that need a low power and high speed for components are requirements. For this reason, design of low power is the research problems. In the paper is proposed full

adder base on 180 nm CMOS technology which operation for low supply voltage at 5V.

2. LITERATURE REVIEW :

2.1 Literature Survey :

There are different design techniques to implement a digital logic circuit. In this regard many innovative designs for basic logic functions have appeared in the literature recently. This includes static CMOS, mirror image, CMOS transmission gates, pass transistor logic circuits: CPL and DPL.

Static CMOS circuits are based on duality principle in which p-block is obtained as the dual network of the n-block. Output is connected to ground through n-block and to V_{DD} through dual p-block. In mirror image circuits, p-block is exactly mirror image of n-block which leads to a fully symmetric circuit topology and hence easy to design. CMOS transmission gates also known as CMOS pass gates consist of one pMOS and nMOS transistor, connected in parallel and complementary signals are applied to gate of both transistors. This transmission gate works as a bidirectional switch. The complexity of CMOS pass gate logics can be reduced by adopting CPL. It consists of purely nMOS transistors for logic operations. All inputs are applied in complementary form and output is also obtained in complementary form. The elimination of pMOS transistors gives rise to threshold voltage drop whenever high signal is passed from the nMOS. DPL is modified version of CPL for low voltage

applications. Instead of using only nMOS both pMOS and nMOS are used. pMOS passes logic high signal whereas nMOS passes logic low signal in order to achieve full output swing. Thus, using both pMOS and nMOS reduces threshold voltage drop as well as power consumption.

The implementation of the full adders can be divided into several categories. The conventional design of 1-bit full adder circuit uses standard static CMOS and complementary pass transistor logic circuits.

In the last decade, some new designs and optimizations on full adder circuits for the deep submicron technology were reported. Based on this full adder has gone through substantial improvement in power consumption, power-delay product, speed and area. Thus, these circuits have better performance than conventional designs. Starting with the conventional 28T full adder implemented using mirror technique and then gradually moving towards full adder consisting of 9T

3. METHODOLOGY

3.1 Conventional 28T CMOS Full Adder

COUT is generated first equation. Then the sum and COUT is derived from the shown in above.

$$S = A \oplus B \oplus C_{IN} \quad (1)$$

$$C_{OUT} = (A \cdot B) + (C_{IN} \cdot (A \oplus B)) \quad (2)$$

In this implementation the final OR gate before the carry out output may be replaced by an XOR gate without altering the resulting logic. In this way COUT can be implemented as

$$C_{OUT} = (A \cdot B) \oplus (C_{IN} \cdot (A \oplus B)) \quad (3)$$

3.2 20T Transmission Gate Full Adder

It produces buffered outputs of proper polarity and carry with the disadvantage of high power consumption. In the circuit we followed by two transmission gates which Subsequently 8-T XNOR module follows. CIN and are multiplexed which can controlled or (A⊗B). Similarly the COUT can multiplexing A and CIN which is controlled by (A, B).

3.3 14T Full Adder

The 14T full adder contains a 4T PTL XOR gate. This circuit which in the next stage is inverted to produce XNOR. These XOR and XNOR are used simultaneously and COUT. The signals CIN and controlled either by (A ⊕ B) can be calculated by multiplexing (A ⊕ B).

3.4 10T Full Adder realized by GDI Structure

It requires two XOR gate one MUX. (GDI CELL) XOR gate which can be implemented by 4-transistor and MUX function can be implemented by 2-transistor.

3.5 Proposed Adder Schematic with 9T

It consist of three modules. Module 1 comprises 5T XOR-XNOR module. Module 2 and 3 are GDI 2x1 MUX with different inputs and select lines which produce carry and sum output respectively.

4. TOOLS AND PLATFORM

4.1 Software Used


EDA tool tanner

4.2 Language Used

VHDL

5. RESULTS AND DISCUSSION


5.1 Synthesis and simulation results of 28T CMOS full adder




5.2 Synthesis and simulation results of 20T Transmission Gate full adder




5.3 Synthesis and simulation results of 14T with Pass Transistor Logic







5.4 Synthesis and simulation results of 10T with GDI Cell



5.5 Synthesis and simulation results of 9T Full Adder



5.6 Synthesis and simulation results of 8 bit RCA with 9T



5.7 Comparative analysis of various type of Full Adder:

The full adder circuit is simulated using EDA tool tanner at voltage 5V using 180nm CMOS technology .The delay has been measure between the time when the changing input reaches of voltage level to the time it output reaches of voltage level for both rising and fall transition for Sum and C_{out}. The results indicate that the delay of the proposed full adder circuit is smaller than previous circuit as shown in table 1.

Table 1

Comparative analysis of various type of Full Adder

Circuit Name	Average Power (W)	Delay (s)
28T CMOS Full Adder	1.09 X 10 ⁻⁵ W	0.508 ns
20T Transmission gate full adder	5.31 X 10 ⁻⁶ W	0.498 ns
14 Transistors with pass transistor logic	1.7204 X 10 ⁻⁷ W	0.400 ns
10T with GDI Cell Full Adder	1.33 X 10 ⁻⁷ W	0.143 ns
9T Full Adder	2.5000 X 10 ⁻¹¹ W	0.0063 ns
8-bit RCA (Ripple Carry Adder)	2.5000 X 10 ⁻¹¹ W	0.0062 ns

6. CONCLUSION

The new implementation of mod GDI is based on the logic formulation architecture, Mod-GDI gates lower the transistor count and in turn the silicon area required when compared to standard static CMOS and dynamic CMOS based designs. The problem of fabrication of GDI gates in standard nano-scale CMOS technology is overcome by connecting the sources of PMOS and NMOS to VDD and GND respectively, in Mod-GDI logic style. The mod GDI cell also improves swing degradation problem, which is the major problem in basic GDI cell. VDD and GND interconnect wires are not required because the Mod-GDI cell requires VDD and GND only to supply the body or bulks. This is in contrast to the majority previous implementations, which would still need VDD and GND to perform the operation. The comparison between our analysis and prior works shows that the mod GDI is one of this logic styles for low power digital design does provide many advantages. In short, the proposed Mod-GDI logic style based designs can be taken a better alternative in future.

7. REFERENCE

- [1] T.G.thenmozlv, propogation delay based comparision of parallel adders vol 67 no.2 2014 JATIT (Journal of therotical and applied information technology)
- [2] K. Mallikarjun, V. Lakshmi Vasudha performance evaluation of full adder using hybridizing of PTL and GDI technique IJSR-2013
- [3] S. V. rajesh kumar, N. V. Praveen design of high speed modified –GDI based carry select adder volume 2 IRJET 2015
- [4] S. Veeramachaneni, M. B. Srinivas, (2008) "New Improved 1-Bit Full Adder Cells," CCECE /CCGEL, May 5-7, 2008, Niagara Falls, Ontano, Canada, pp. 735-738.
- [5] H. Baharamabadi, H. Oskouei, A. Ebrahimi low power full addes applications (IJESE) vol-1 October 2013
- [6] S. Wairya , G. Singh, Vishant, R. K. Nagaria and S. Tiwari (2011), "Design Analysis of XOR (4T) based Low Voltage CMOS Full Adder Cell," In Proceeding of IEEE International Conference on Current Trends In Technology (NUiCONE'11), Ahmedabad, India pp. 1-7. [43]
- [7] S. Wairya, R. Nagaria and S. Tiwari, (2012) "Performance Analysis of High Speed Hybrid CMOS Full Adder Circuits for Low Voltage VLSI Design," VLSI Design, Vol. 2012, Article ID 173079, 18 pages.
- [8] S. Kang, Y. Leblebici, (2005) CMOS Digital Integrated Circuits: Analysis and Design, Tata McGraw Hill, New York,NY,USA. [3] Sumeer Goel, Mohammed A. Elgamel, Magdy A. Bayoumi, Yasser Hanafy, (2006) "Design Methodologies for High-Performance Noise-Tolerant XOR-XNOR Circuits," IEEE Transactions on Circuits and Systems-I, Vol. 53, No. 4, pp. 867-878.
- [9] J. F. Lin, Y. T. sung Hwang, M. H. Sheu, and C. C. Ho, (2007) "A Novel High-Speed and Energy Efficient 10-Transistor Full Adder Design," IEEE Transaction on Circuits and Systems I, Vol. 54, No. 5, pp. 1050-1059.
- [10] S. Veeramachaneni, M. B. Srinivas, (2008) "New Improved 1-Bit Full Adder Cells," CCECE /CCGEL, May 5-7, 2008, Niagara Falls, Ontano, Canada.
- [11] C. H. Chang, J. Gu, M. Zhang, (2005) "A Review of 0.18 μ m Full Adder Performances for Tree Structured Arithmetic Circuits," IEEE Transaction on Very Large Scale Integration (VLSI) Systems, Vol. 13, No. 6, pp. 686-694. [28]
- [12] S. Goel, M. A. Elgamel, M. A. Bayoumi, Y. Hanafy, (2006) "Design Methodologies for High-Performance Noise-Tolerant XOR-XNOR Circuits," IEEE Transactions on Circuits and Systems- I, Vol. 53, No. 4, pp. 867-878.
- [13] J. F. Lin, Y. T. Hwang, M. H. Sheu, and C. C. Ho, (2007) "A Novel High-Speed and Energy Efficient 10-Transistor Full Adder Design," IEEE Transaction on Circuits and Systems I, Vol. 54, No. 5, pp. 1050-1059.
- [14] T. Sharma, K.G. Sharma, Prof. B.P Singh, "High performance full adder cell: A comparative analysis", *Proceeding of the 2010 IEEE students' Technology symposium*, pp.156-160, 2010.
- [15] P. Kumar, P. Yadav , Design and Analysis of GDI Based Full Adder Circuit for Low Power Applications issue Assistant Professor,Department of Electronics, G.D. Goenka World Institute, Gurgaon, India. volume 4 issue 3(version 1) 2014
- [16] N. West. K.Eshragian, Principles of CMOS VLSI Design: A systems Perspective, Addison-wesley,1993.
- [17] T. Sharma, K.G. Sharma, Prof. B.P Singh, "High performance full adder cell: A comparative analysis", *Proceeding of the 2010 IEEE students' Technology symposium*, pp.156-160, 2010.
- [18] A. Morgenshtein, A. Fish, I. A. Wanger, "Gate-Diffusion Input (GDI): power efficient method for digital combinational circuits," *IEEE Transl. on Very Large Scale Integration (VLSI)*, vol. 10, No. 5, pp. 566-581, 2002.
- [19] A. Morgenshtein, A. Fish, and Israel A. Wagner, "Gate-Diffusion Input (GDI): a novel power efficient method for digital circuits: a design methodology", *Proceedings of14th Annual IEEE International ASIC/SOC Conference*,pp. 39-43,2001.
- [20] P. Yadav, P. Kumar, "Performance Analysis of GDI based 1-bit Full Adder Circuit for Low Power and High Speed Applications", *International Journal of VLSI and Embedded Systems-IJVES* (ISSN: 2249-6556), Volume No.4, IssueNo.3, pp: 386-389, May-June 2013.
- [21] C. H. Chang, Gu J. and M. Zhang , "A review of 0.18- μ m full adder performances for tree structured arithmetic circuits," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, Vol. 13, No. 6, pp. 686-695, Jun. 2005.
- [22] S. Goel, A. Kumar and Bayoumi M. A., "Design of Robust, Energy-Efficient Full Adders for Deep- Submicrometer Design Using Hybrid- CMOS Logic Style," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, Vol. 14, No. 12, pp. 1309-1321, Feb. 2006.
- [23] A. Fish, I. A. Wanger, "Gate-Diffusion Input (GDI): A power efficient method for digital combinational circuits," *IEEE Trans. on Very Large Scale Integration (VLSI)*, vol. 10, No. 5, pp. 566-581, 2002.
- [24] P. M. Lee, C. H. Hsu and Y. H. Hung, "Novel 10-T full adders realized by GDI structure", *Proc. on IntSymp. On Integrated Circuits (ISIC2007)*, pp.115-118. 2007.